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Abstract 
We present a compact physics-based model of the current-voltage characteristics of 
graphene field-effect transistors, of especial interest for analog and radio-frequency 
applications where bandgap engineering of graphene could be not needed.  The physical 
framework is a field-effect model and drift-diffusion carrier transport. Explicit closed-form 
expressions have been derived for the drain current covering continuosly all operation 
regions. The model has been benchmarked with measured prototype devices, 
demonstrating accuracy and predictive behavior. Finally, we show an example of 
projection of the intrinsic gain as a figure of merit commonly used in RF /analog 
applications. 
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Graphene has emerged as a candidate material for future nanoelectronic devices. It 
exhibits very high mobility (105 cm2/V-s) and saturation velocity (108 cm/s), together with 
a promising ability to scale to short gate lengths and high speeds by virtue of its thinness. 
The main concern is the absence of a gap, therefore limiting the usefulness in digital 
applications. Several approaches have appeared in the last years to open a gap. For 
instance, graphene nanoribbons, bilayer graphene, or strained graphene have been 
suggested. However, graphene could still be very useful in analog and radiofrequency 
(RF) applications where high ON/OFF current ratios are not required [1]. In small signal 
amplifiers, for instance, the transistor is operated in the ON-state and small RF signals that 
are to be amplified are superimposed onto the DC gate-source voltage. Instead, what is 
needed to push the limits of many analog/RF figures of merit, for instance the cut-off 
frequency or the intrinsic gain, is an operation region where high transconductance 
together with a small output conductance is accomplished. These conditions are realized 
for state-of-the-art graphene field-effect transistors (GFETs). Specifically, for large-area 
GFETs, the output characteristic shows a weak saturation that could be exploited for 
analog/RF applications. Using this technology, cut-off frequencies in the THz range are 
envisioned. Actually, cut-off frequencies in the range of hundreds of GHz have been 
demonstrated using non-optimized technologies [2,3]. 
 
At this stage of development of GFET technology, modeling of the current-voltage (I-V) 
characteristics is important for device design optimization, projection of performances, and 
exploration of analog / RF circuits providing new or improved functionalities. Here we 
present a compact physics-based model of the I-V characteristics of GFETs where explicit 
closed-form expressions have been derived for the drain current. The framework is a field-
effect model and drift-diffusion carrier transport, which is accurate to explain the electrical 
behavior of GFETs [4,5]. The compact model has been benchmarked with measured I-V 
characteristics of prototype devices, demonstrating accuracy and predictive behavior.  
 
In the following we focus on GFET with the cross-section depicted in Fig. 1. The 
electrostatics of this device can be understood using the equivalent capacitive circuit from 
[5]. There, Ct and Cb are the top and bottom oxide capacitances and Cq represents the 
quantum capacitance of the graphene. The potential Vc represents the voltage drop across 
Cq, where ܥ௤ ൌ ݇| ௖ܸ| under the condition qVc>>kBT, with ݇ ൌ ଶ௤
మ
గ
௤
ሺ԰୴Fሻమ, and vF (=10
6 m/s) is 
the Fermi velocity [6]. The potential V(x) is the voltage drop in the graphene channel, 
which is zero at the source end at x=0 and equal to the drain-source voltage (Vds) at the 
drain end at x=L. Applying circuit laws to the equivalent capacitive circuit and noting that 
the overall net mobile sheet charge density in the graphene channel, defined as Qc=q(p-n), 
is equal to -(1/2)CqVc, the following relation is obtained: 
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  ሺ1ሻ 
 
where Vgs-Vgs0 and Vbs-Vbs0 are the top and back gate-source voltage overdrive, 
respectively. These quantities comprise work-function differences between the gates and 
the graphene channel, eventual charged interface states at the graphene/oxide interfaces, 
and possible doping of the graphene.  
 
To model the drain-current a drift-diffusion carrier transport is assumed under the form 
ܫௗ௦ ൌ െݍܹߩ௖ሺݔሻݒሺݔሻ, where W is the gate width, c(x)=|Qc|/q is the free carrier sheet 
density in the channel at position x, and v(x) the carrier drift velocity. Using a soft-
saturation model, consistent with Monte Carlo simulations [7], v(x) can be expressed as 
v=E/(1+|E|/vsat), where E is the electric field,  is the carrier low-field mobility, and vsat is 
the saturation velocity. The latter is concentration-dependent and given by ݒ௦௔௧ ൌ Ω/ඥߨߩ௖ 
[4].  Applying E=-dV(x)/dx, combining the above expressions for v and vsat, and integrating 
the resulting equation over the device length, the drain current becomes: 
 
ܫௗ௦ ൌ
ݍߤܹ ׬ ߩ௖ܸ݀௏೏ೞ଴
ܮ ൅ ߤ ቚ׬ 1ݒ௦௔௧ ܸ݀
௏೏ೞ
଴ ቚ
    ሺ2ሻ 
 
The denominator represents an effective length (Leff) to take into account the saturation 
velocity effect. In order to get an explicit expression for Ids, the integrals in (2) are solved 
using Vc as the integration variable and consistently expressing c and vsat as a function of 
Vc : 
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where Vc is obtained from (1) and can be written as:  
 
௖ܸ ൌ
െሺܥ௧ ൅ ܥ௕ሻ ൅ ටሺܥ௧ ൅ ܥ௕ሻଶ േ 2݇ൣ൫ ௚ܸ௦ െ ௚ܸ௦଴ െ ܸ൯ܥ௧ ൅ ሺ ௕ܸ௦െ ௕ܸ௦଴ െ ܸሻܥ௕൧
േ݇   ሺ4ሻ. 
 
The positive (negative) sign applies whenever ൫ ௚ܸ௦ െ ௚ܸ௦଴ െ ܸ൯ܥ௧ ൅ ሺ ௕ܸ௦ െ ௕ܸ௦଴ െ ܸሻܥ௕ ൐
0 ሺ൏ 0ሻ. The channel potential at the source (Vcs) is determined as Vc(V=0). Similarly, the 
channel potential at the drain (Vcd) is determined as Vc(V=Vds). Moreover, (1) provides the 
relation ௗ௏ௗ௏೎ ൌ െ ቀ1 ൅
௞௏೎௦௚௡ሺ௏೎ሻ
஼೟ା஼್ ቁ, where sgn refers to the sign function. On the other hand, 
the charge sheet density can be written as ߩ௖ሺ ௖ܸሻ ൌ ݇ ௖ܸଶ ሺ2ݍሻ⁄ ൅ ߩ଴. The extra term ߩ଴ 
added to ߩ௖ accounts for the carrier density induced by impurities [8]. Inserting these 
expressions into (3), the following explicit drain current expression can be finally obtained: 
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To reproduce the experimental I-V characteristics, accounting for the voltage drop at the 
S/D contacts is necessary. This quantity must be removed from the external Vds_ext in order 
to get the internal Vds. This is done by solving the equation Vds = Vds_ext-Ids(Vds)(Rs+Rd), 
noting that Ids is a function of Vds as given by (5). 
 
To test the model we have benchmarked the resulting I-V characteristics with experimental 
results extracted from devices in [4,9]. The first device under test has L=1 m, W=2.1 m, 
top dielectric is HfO2 of 15 nm and permittivity  16, and the bottom dielectric is silicon 
oxide of 285 nm [4]. The backgate voltage was -40 V. The flat-band voltages Vgs0 and Vbs0 
were tuned to 1.45 V and 2.7 V, respectively. These values were selected to locate the 
Dirac point according to the experiment. It is worth noting that a ratio (Ct//Cq)/Cb  46 was 
estimated measuring the top-gate Dirac point at different back-gate voltage. To capture 
this ratio, responsible of the gate efficiency, an effective top dielectric thickness of 26 nm 
was used, yielding a better fit with the experiments. A low-field mobility of 1200 cm2/V-s for 
both electrons and holes, S/D resistance of 800 , and phonon effective energy ԰Ω55 
meV were considered. These values are consistent with the extracted values. A sheet 
carrier density ߩ଴=1011 cm-2 was selected for the final fine tuning.  
 
Now we consider the output characteristics (Fig. 2). To fit the experiment, a phonon 
energy ԰Ω15 meV was used for Vgs-Vgs0<<0. This is justified because the phonon 
effective energy overestimates the actual value for high sheet carrier densities [10]. Due to 
the gapless channel the output characteristics present a saturation-like behavior that 
includes a second linear region. The cross-over between the first and second linear region 
could be understood observing Vc as a function of Vds_ext (see the inset). Here Vcd and Vcs 
are both negative for small values of Vds_ext, meaning that the channel is entirely p-type. 
Increasing Vds_ext, at some point Vcd becomes positive and the channel switches to n-type 
near the drain end.  
 
The second examined device is a top-gate device using a different fabrication technology 
with L=10 m, W=5 m, and HfO2 as a dielectric with thickness of 40 nm [9]. The flat-band 
voltage was Vgs0=0.85 V according to the experiment. A low-field mobility of 7500 cm2/V-s 
for both electrons and holes, S/D resistance of 300 , and ԰Ω100 meV were considered. 
A sheet carrier density ߩ଴=31011 cm-2 was used for the final tuning.  
 
The resulting I-V characteristics are shown in Fig. 3. We have extended the simulated 
voltage range beyond the experiment range to show the predictive behavior of the model. 
The transfer characteristics exhibit an ambipolar behavior dominated by holes (electrons) 
for Vgs-Vgs0<Vgs,D (>Vgs,D) where Vgs,D (Dirac gate voltage) is given by Vgs,D=Vgs0+Vds/2. The 
output characteristics behave similar as the first examined device. Once again, the 
comparison between the model and the experiment further demonstrates the model 
accuracy.  
 
Next, we will give an example on how to use our current-voltage DC model to project an 
important figure-of-merit (FoM) used in RF / analog applications, namely the intrinsic gain 
(ܩ ൌ ݃௠/݃ௗ௦ሻ, which is defined as the ratio of the transconductance (݃௠ ൌ డூ೏ೞడ௏೒ೞሻ and output 
conductance (݃ௗ௦ ൌ డூ೏ೞడ௏೏ೞሻ. Both gm and gds are small-signal quantities directly derived from 
the DC model. Fig. 4a shows projection of these quantities together with G, for the 
transistor topology from Ref. [9], as a function of Vds (internal) for a fixed Vgs=-0.75 V. 
Remarkably, when the transistor is operated at the beginning of the saturation region (Vds,p-
off-d=Vgs-Vgs0=-1.6 V), gm is maximum while gds is minimum, yielding an optimal G (=15). 
This particular value Vds,p-off-d sets the pinch-off point exactly at x=L indicating the cross-
over between a p-type channel and a mixed p-type / n-type ambipolar channel. As a 
peculiar characteristic of GFETs, different from what it is observed in conventional silicon 
FETs, there exists a region of negative gm (and G) for Vds < Vds,D = 2Vds,p-off-d (=-3.2 V), 
where Vds,D could be named as Dirac drain voltage. At this particular voltage, one half of 
the channel behaves as n-type and the other as p-type. The negative gm is a consequence 
of the crossing I-Vds characteristics. It seems undesirable for normal operation of the 
transistor to work in this region, although it cannot be ruled out that any practical 
application could be found. Finally, Fig. 4b shows how the intrinsic gain for the same 
transistor could be tailored by expanding the range of applied gate and drain voltage. For 
example, intrinsic gains as large as G  100 could be obtained operating the transistor at 
Vgs=-1.75 V and Vds  -2.6 V.  
 
In conclusion, we have presented an explicit and compact drain-current model for large- 
area GFETs based on a field-effect model and drift-diffusion carrier transport, of especial 
interest as a tool for design of analog / RF applications based on graphene transistor 
technologies. We have illustrated how to use the current-voltage DC model to find an 
important FoM used in RF / analog applications; namely the intrinsic gain. Discussions of 
other FoM like the cutoff frequency can be found in Ref. [5].  
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Figure captions: 
 
Fig. 1.  Cross section of the dual-gate GFET. It consists of a large-area graphene channel 
on the top of an insulator layer, playing the role of backgate dielectric, grown on a heavily 
doped Si wafer acting as backgate. The source and drain electrodes are contacting the 
graphene channel from the top and are assumed to be ohmic. The source is grounded and 
considered the reference potential in the device. The electrostatic modulation of the carrier 
concentration in graphene is achieved via a top-gate stack consisting of the gate dielectric 
and the gate.  
 
Fig. 2. Output characteristics obtained from the analytical model (solid lines) compared 
with experimental results from Ref. [4] (symbols). Inset: quantum capacitance voltage drop 
as a function of the external source-drain voltage for different gate voltage overdrive 
 
Fig. 3. Transfer (a) and output (b) characteristics obtained from the compact model (solid 
lines) compared with experimental results from Ref. [9] (symbols).  
 
Fig. 4. (a) Intrinsic gain, transconductance and output conductance as a function of the 
drain voltage. The channel is shown to be ambipolar, or p-type, depending on the drain 
voltage. (b) Intrinsic gain as a function of the drain voltage for different gate voltage to 
show how this figure of merit can be tailored by properly selecting the bias point.  
 
 
  
 
 
 
 
 
 
 
 
  
 
 
 
 
  
 
 
 
 
 
 
  
 
 
 
 
 
 
  
 
 
 
 
  
 
 
 
 
